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ABSTRACT
Controlling dynamic and partial reconfigurations becomes
one of the most important key issues in modern embedded
systems design. In fact, in such systems, the reconfiguration
controller can significantly affect the system performances.
Indeed, the controller has to handle efficiently three major
tasks during runtime: observation (monitoring), taking re-
configuration decisions and notify decisions to the rest of
the system in order to realize it. We present in this paper a
novel high level approach permitting to model, using MARTE
UML profile, modular and flexible distributed controllers for
dynamic reconfiguration management. This approach per-
mits components/ models reuse and allows systematic code
generation. It consequently makes reconfigurable systems
design less tedious and reduces time to market.
Index Terms— Partial Dynamic Reconfiguration, dis-
tributed control, modularity, adaptivity, high level modeling,
UML MARTE
1. INTRODUCTION
In a reconfigurable computing system, both the hardware and
software parts can be reconfigured depending upon the de-
signer requirements. Due to their several advantages, such as
flexibility and performance, reconfigurable devices, mainly
FPGAs, make them well adapted for diverse application do-
mains such as satellite based systems, telecommunications,
transport, etc. As the computational power increases, more
functionalities are expected to be integrated into the system.
Today’s FPGAs are more suitable for evolving systems with
Partial Dynamic Reconfiguration (PDR) feature. It enables
modification of specific regions of an FPGA on the fly while
others regions remain operational and functioning. Although
PDR is fastly growing and gaining popularity in the domain of
reconfigurable computing, it is mandatory to predict a robust
control mechanism for managing reconfiguration. A good
control system should have these prerequisites : speed, ac-
curacy and robustness.
In our work, the reconfiguration decision is taken in a dis-
tributed way, which is better in terms of performance than the
centralized way. In order to decrease the design complexity
of our system, we will use a model-driven design method-
ology. UML (Unified Modeling Language) is considered as
one of the main unified visual modeling languages in Model
Driven Engineering (MDE). When UML is utilized in the
framework of MDE, it is usually carried out through by its
internal metamodeling mechanism termed as a profile. UML
MARTE [1](Modeling and Analysis of Real-Time and Em-
bedded Systems) is a recent industry standard UML profile
of OMG, dedicated to model-driven development of embed-
ded systems. MARTE extends UML along with added ex-
tensions (e.g. performance and scheduling analysis). The
MARTE profile extends the possibilities to model the features
of software and hardware parts of a real-time embedded sys-
tem and their relations. MARTE is mainly organized into
two packages, the MARTE design model and the MARTE
analysis modelwhich share common concepts, grouped in the
MARTE foundations package: for expressing non-functional
properties (NFPs),timing notions (Time), resource modeling
(GRM), components (GCM) and allocation concepts (Alloc).
An additional package contains the annexes defined in the
MARTE profile along with predefined libraries. The hard-
ware concepts in MARTE are grouped in the Hardware Re-
source Model (HRM) package from MARTE design package
[2]. HRM consists of a functional and a physical views. The
first one (HwLogical) classifies hardware resources depend-
ing on their functional properties, and the second view (Hw-
Physical) concentrates on their physical nature. Both derive
certain concepts from the HwGeneral root package in which
HwResource is a core concept that denotes a generic hardware
entity providing at least one HwResourceService, and may
require some services from other resources. The functional
view of HRM defines hardware resources as either comput-
ing, storage, communication, timing or device resources. The
physical view represents physical components with details
about their shape, size and power consumption among other
attributes.
In this paper, we propose a high level design of an adaptive
distributed controller for partial dynamic reconfiguration, us-
ing UML MARTE profile. The rest of the paper is as follows.
Section 2 gives an overview of some related works while sec-
tion 3 explains our motivations and our proposed approach.
We validate our solution with a case study in section 4 and
presents several advantages in section 5. Finally, the last sec-
tion presents a conclusion and future works.
2. RELATEDWORKS
There are a few works that have carried out research using the
MARTE profile for specification of reconfigurable systems.
The MoPCoM project [3] aims to target modeling and code
generation of dynamically reconfigurable embedded systems
using the MARTEUML profile for SoC Co-Design [4]. How-
ever, the targeted applications are extremely simplistic in na-
ture, and do not represent complex application domains nor-
mally targeted in the SoC industry. The authors in the Over-
SoC project [5] also provide a high level modeling methodol-
ogy for implementing dynamic reconfigurable architectures.
They integrate an operating system for providing and han-
dling the reconfiguration mechanism.
Robust control mechanisms for managing reconfiguration
must be developed in order to take into account SoC designer
needs as well as QoS choices. In [6], authors reuse the design
methodology based on Automation Objects presented in [7]
to address formal approaches to verify the control architecture
in a hierarchical way. Therefore, they propose an hierarchical
control approach by means of a multi-layered architecture.
Authors in [8] present control semantics at the deployment
level where each configuration can be viewed as an imple-
mentation of the modeled application: comprised of unique
collection of Intellectual Properties (IPs). Each IP is related to
an application elementary component. The control at deploy-
ment level can be extended for complex configurations. A
comparison of several design approaches of distributed con-
trollers in industrial automation systems is presented in [9] .
Authors discussed essentially two different approaches: de-
composition of a centralized controller onto several commu-
nicating distributed controllers and integration of predefined
controllers of components to the control of a system. In [10],
authors present a Multiple Models Switching and Tuning ap-
proach(MMST) for adaptive control to provide greater flexi-
bility in design. They also consider deterministic and stochas-
tic systems and discuss some problems of convergence and
stability.
3. PROPOSED APPROACH
3.1. Motivations
Partial Dynamic Reconfiguration (PDR) gives the designer
the ability to reconfigure a certain portion of the FPGA dur-
ing run-time without influencing the other parts. This spe-
cial feature allows the hardware to be adaptable to any po-
tential situation especially when a high degree of flexibility
and parallelism are required to achieve real-time constraints.
Normally, the reconfiguration is carried out in complex sys-
tems by means of a control mechanism (for example a RTOS
or middleware), which can depend on QoS choices: such
as changes in executing functionalities due to designer re-
quirements, or changes due to resource constraints of targeted
hardware/platforms. The controller can be implemented in
different manners. It can be external or internal; and can be
an hardware module written in an HDL acting as a controller.
It also can be integrated in different levels in a SoC Co-Design
framework [8]. Control integration at the application level has
a local impact and is independent of the architecture or the al-
location. The reconfiguration at this level may arise due to
QoS criteria as in video processing application where switch-
ing from a high resolution mode to a lower one is required.
Control integration in an architecture can be mainly local and
used for QoS such as modification of the hardware parameters
(voltage or frequency) for manipulating power consumption
levels. The second type of control can be used to modify the
system structure either globally or partially. If either the ap-
plication or the architecture is changed, the allocation must be
adapted accordingly. Nevertheless, dynamic reconfiguration
is more architecture driven as compared to being application
oriented, and is influenced by target platform low-level de-
tails. Hence, we are interested in control integration at the ar-
chitecture level. Dynamic adaptation depends on the context
required by designer and can be determined by different QoS
criteria [11]. Self adaptation is also present in some compo-
nent models. Usually this type of adaptation is executed by an
adaptation manager or controller, typically a separate process
or component that is responsible for managing the adapta-
tions. The aim of our proposed approach is to model at a high
abstraction level, a distributed modular controller which will
carry out some of QoS factors such as changes in executing
functionalities due to designer requirements, or changes due
to resource constraints of targeted hardware/platforms. The
changes can also take place due to other environmental crite-
ria such as communication quality, time and area consumed
for reconfiguration and energy consumption.
3.2. Controller modeling
Our proposed controller consists of a distributed and local de-
vice which manages each partial reconfigurable region (PRR)
in an FPGA. While as the use of a master controller is un-
avoidable, a master controller (processor) is mandatory for
overall system level control. The detailed block diagram of
controller architecture is shown in Figure 1.
Our Controller characterized by its modularity and adapt-
ability, will be based on the following notions:
 Ctrl2Proc Adapter: adapts signals transmitted from the
controller to the processor via bus macro.
 Event Observer: has as input the processor’s requests,
e.g., read, write, etc. or user inputs sent from the hyper-
Terminal. It treats these data and transforms them into
a list of events.
 Decision module: analyzes received events coming
from Observer module and decides which configu-
ration can be run. This choice depends on defined
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Fig. 1. Detailed block diagram of our proposed modular con-
troller
Fig. 2. Modeling of our proposed controller
criteria such as power consumption, performance, etc.
This module can be adaptive according to constraints
on which it’s based.
 Notifier : this module forwards the configuration deci-
sion to the ICAP (Internal Configuration Port Access)
which will load the chosen configuration.
 Ctrl2PRR Adapter :adapts signals between our modu-
lar controller and its corresponding reconfigurable re-
gion.
Our proposed controller is highly flexible thanks to its
adaptivity and modularity. In fact, the Event Observer and
the Decision module are adaptable and each one can con-
tain different functionalities according to observed data and
events,respectively. Figure 2 shows a high level model of our
proposed modular controller using MARTE profile concepts.
Each component contains the MARTE HRM HwComponent
stereotype to indicate that these modules are physical in na-
ture.
As shown in Figure 2, we use a softcore Microblaze pro-
cessor as example of a master controller which will monitor
all the distributed controllers. It has MARTE HRM HwPro-
cessor stereotype and is connected to the controllerToProces-
sor Adapter via the Processor Local Bus (PLBbus). The Par-
tial reconfigurable region (PRR) typed as the generic HwRe-
source type in order to illustrate that the partially reconfig-
urable region can be either generic or have a specific func-
tionality. This PRR consists of a reconfigurable Hardware Ac-
celerator (HwAcc) defined as HwPLD, as it is reconfigurable
compared to a typical hardware accelerator in a large-scale
SoC design which can be seen as a HwASIC (after fabrica-
tion).
4. CASE STUDY
We present here a case study of a complete FPGA model to
illustrate our modeling methodology.
4.1. Application level
The H.264 is currently one of the most commonly used for-
mats for the recording, compression, and distribution of high
definition video [12]. This standard has already been adopted
for a wide range of applications, from low bit-rate mobile
video to high-definition TV. Like other previous video coding
standards, the H.264 utilizes video coding algorithms based
on block-based motion compensation and transform based
spatial coding framework. The H.264 video encoder treats
the frames as I (Integral frame) or as P (Partial frame)[13].
The I frames are encoded without taking into consideration
the previous frame, while the P frames are treated taking
into account the information existing in the previous frame.
Figure 3 describes the encoding principle for a PFrame. Just
like encoding an I frame, the algorithm partitions the frame
into 16x16 pixels MacroBlocks (MB).
CurrMB ResMB
PredMB
RefMB
RefMB
CurrMB
MVect
MVect
CoeffMx
QuantMx Bitstream
R.ResMB
PredMB
Fig. 3. Simplified block diagram of a P frame H.264 video
coding
Motion Estimation (ME) compresses the temporal redun-
dancies between consecutive frames [14]. The algorithm
compares a Current MB (CurrMB)(16x16 pixels) from the
current frame to all the candidate blocks in a search window
in the previous frame and the best match is used to estimate
the motion. For each CurrMB, the ME module can obtain
two possible results. The first possibility is that this MB is
similar to the previous one called referential MB (RefMB)
(with possible presence of small differences). The second
possibility is that they are completely different, i.e., the cur-
rent MB contains 16x16 new pixels. In the case of similarity,
the ME will provide aMotion Vector (MVect) for the CurrMB
to indicate its origin from the previous decoded frame. Then,
the Motion Compensation module (MC) takes as inputs this
MVect and the RefMB. Then, using temporal prediction, it
provides a Predicted MB (PredMB), which will store the full
information needed to transform the previous frame into the
next frame. Nonetheless, the similarity between CurrMB and
PredMB is not absolute. This leads to use Subtractor module
(Subtract) to compute differences between them in order to
obtain a MB that contains only residues (extra data) called
Residual MB (ResMB). Therefore, after the ME, MC and
difference phases, the current MB which initially contains a
16x16 original pixels, will contain only some few data. The
rest can already be found somewhere in the previous decoded
frame. By using the Discrete Cosine Transform (DCT), the
frame values stored into a MacroBlock will be transformed
into frequency values. The DCT video coding, particularly
the 2D DCT, can be decomposed as two 1D DCT compu-
tations together with a transpose memory in order to reduce
the computational complexity. The DCT block implements a
row-column Distributed Arithmetic (DA) [12] version of the
Chen fast [15] DCT algorithm. Furthermore, 1-D DCT is first
performed row by row on the input data and the results are
saved in a transpose memory. Then, 1-D DCT is performed
column by column on the results stored in the transpose mem-
ory. The outputs obtained from the second 1-D DCT are the
coefficients of the 2-D DCT, i.e., a Coefficient Matrix (Co-
effMX). Using the transformed MB after the DCT function,
the next step is to quantize (Quant) these values by removing
a specific number of bits from all the 8x8 DCT values. This
number can vary from frame to frame but is unique during the
quantization of the MBs from the same frame. As a result,
we obtain a quantization matrix (QuantMx). After that, an
inverse transform (inverse quantization (IQuant) and inverse
DCT (IDCT)) is applied to this matrix to generate a recon-
structed residual MacroBlock (R.ResMB). This one in sent to
an adder module (Add) and finally stored in the SRAMmem-
ory. The last step is to code quantized values using Entropy
Coding (EC) techniques. Entropy coding is a term referring
to a lossless data compression scheme that replace data el-
ements with coded representations which, in combination
with the previously-described predictions, transformations,
and quantization, can result in significantly reduced data size
[16]. In H.264, two modes of EC designs are used in a con-
text adaptive (CA) way: CA Variable Length Coding CAVLC
and CA Binary Arithmetic Coding CABAC. After processing
all the MBs of the frame using the P frame coding, the final
result that we obtain is a bitstream.
This application is modeled with UML MARTE concepts
using HLAM (High-Level Application Modeling) and HRM
(Hardware Resource Modeling) packages. As shown in Fig-
ure 4, we apply MARTE HLAM RtUnit stereotype to Motion
Compensation, Quantization and Coding tasks, to indicate
that the component is a realtime unit which means that they
are allocated to a platform computing component (in our case
: a processor). While we apply MARTE HRM HwCompo-
nent stereotype to DCT and ME tasks in order to specify that
these tasks are performed on hardware accelerators.
(a) Prediction PFrame modeling
(b)Modeling of Transform and Inverse Transform PFrame
(c) PFrame modeling
Fig. 4. Modeling of the H.264 video coding
4.2. System architecture
In Figure 5, we present the global structure of our recon-
figurable architecture, implemented on the Xilinx Virtex 4
XC4VFX20. Our system can be mainly divided into two
regions. The static region and the dynamically reconfigurable
one. The static region mainly consists of a softcore Microb-
laze processor which is selected as the global reconfiguration
controller and other necessary peripherals for dynamic recon-
figuration. The Microblaze processor connects directly to the
high speed 64-bit Processor Local Bus (PLB) and links with
On-Chip Peripheral Bus (OPB) via a PLB to OPB Bridge
(plb2opbBridge). Several slave peripherals are connected to
the OPB bus, such as SystemACE controller for accessing
the partial bitstreams placed in an external on board Com-
pact Flash (CF) card, an ICAP core (Xilinx OPB HwIcap
module) which carries out partial reconfiguration using the
read-modify-write mechanism. An UART controller mod-
ule is connected to a hyperTerminal from which the user
inputs/events are sent to the processor. Finally, four proces-
sors generated from the modeled application are connected
to PLB bus, i.e.,quant pr (quantization), cod pr (coding),
sub pr (subtractor) and MC pr (Motion Compensation).
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Fig. 5. Block diagram of the architecture of our reconfig-
urable system
In video coding application, ME and DCT are the most
compute intensive processes. Inspired by proposed architec-
ture in [17], dynamically reconfigurable region contains eight
hardware accelerators (HwAcc) connected to PLB bus via bus
macros. Each one serves as a partial reconfigurable region
(PRR) which can be dynamically reconfigured using partial
reconfiguration. To achieve quality scalability of DCT com-
putations, hardware Accelerators can be reconfigured in two
ways. They can be removed or added to achieve zonal cod-
ing for the DCT coefficients (from 1x1 to 8x8), or we can
simply change the internal logic of the HwAcc through dy-
namic partial reconfiguration to reduce the precision of resul-
tant DCT coefficients. Since, ME is a highly parallel appli-
cation, it should be implemented on a Hardware accelerator
(HwAcc). Therefore, we can use ME computation as an ex-
ample to demonstrate how to take advantage of the unused
HwAccs.
Figure 6 finally shows our reconfigurable architecture
(Xilinx Virtex 4 XC4VFX20 chip) using MARTE concepts
in a merged functional/physical view to express all the nec-
essary attributes related to the corresponding physical/logical
stereotypes. We use 4x4 DCT with 4 HwAccs for ME as an
example for modeling with MARTE profile.
5. ADVANTAGES OF OUR SOLUTION
Our proposed solution combines mainly three aspects : dis-
tribution, adaptability and modularity. In this section, we il-
lustrate the advantages of our approach with some examples.
5.1. Spatial distribution:
- Performance: In modern embedded systems, the reconfig-
uration controller can significantly affect the system perfor-
mance. When the performance of a centralized controller is
not sufficient, often it is a good idea to divide the control pro-
gram to several pieces and run them in different devices. In-
deed, using only one global controller to manage several par-
tial reconfigurable regions can lead to deadlocks and conse-
quently performance degradation.
- Complexity: Partial dynamic reconfiguration becomes one
of the most key issues in today’s FPGAs. These systems are
becoming more agile to meet the requirements of ever chang-
ing markets. Due to the presence of several partial dynamic
regions (PRR) in an FPGA, it is mandatory to efficiently man-
age them. Therefore, implementing a distributed controller to
manage each PRR enhances flexible reconfiguration and of-
fers reusability of the controllers. Such a splitting may bring
an immediate gain in the productivity and the complexity of a
global reconfiguration management is reduced significantly.
This solution makes the control design less complex and
increases the performance, compared to a centralized solu-
tion.
5.2. Modularity and adaptivity:
- Reconfiguration Time: Three main functionalities are
handled by our modular controller: observation, taking re-
configuration decision and notification. The main objective
for proposing a modular controller is to ease the reconfigura-
tion of some sub-modules of our distributed controller with-
out needing to change the others. Since an unused HwAcc
can be utilized by dynamic partial reconfiguration for other
functions, Motion Estimation and DCT can be performed
concurrently. In this case, this accelerator controller will
not totally change. Furthermore, the kind of data observed
by Event Observer module is a pixel, i.e., MacroBlock. So
that only the decision functionality changes and adapts to the
ME’s constraints. Thus, in this case, we will gain in terms of
time reconfiguration.
- Energy consumption gain: The Event Observer module
can detect the current activity of the processing element
(hardware accelerator) and the related power consumption.
Thereafter, it sends this information to the decision module.
If the total consumption exceed a certain threshold, the mon-
itor can decide that a reconfiguration is needed. So, it sends
the decision to the processor responsible for the reconfigu-
ration launching. A reconfiguration can, for example, load
another version of the same algorithm but with a lower per-
formance. For an image processing application this would
be done by loading, for example, a filter that is less pre-
cise than the previous one. Moreover, in order to process a
High Definition frame (Event Observer module’s input is a
HD frame), we are dealing then with intensive computing
thus increasing parallelism degree. Therefore, we need to
<<hwEndPoint>>
CFlash
<<hwEndPoint>>
hyperteminal
Fig. 6. Modeling of our reconfigurable architecture
increase the number of processing elements. This leads to
a higher performance. However, when there is not enough
energy in the battery to carry on with the same parallelism
degree, decreasing the number of the operational processing
elements is required. This reconfiguration consists of switch-
ing from a high resolution mode to a lower one (Standard
Definition frame). In this case, such information (battery
level) is transmitted from the Event Observer module to the
decision module which decides to turn off its corresponding
accelerator in order to not consume clock cycles. Obviously
a controller of a partial reconfigurable region (PRR) has to
collaborate and communicate with other PRR controllers (as
any local controller). As in many real situations, the use of
a master controller is unavoidable. In our architecture, the
Microblaze is considered as the master controller. While
the control mechanism depends on QoS choices, the Mi-
croblaze can provide changes due to resource constraints of
targeted hardware or configuration constraints to local con-
trollers in order to turn on/off processing elements for each
reconfigurable region. In the design model, these changes
are modeled using Component state attribute from MARTE
HRM HwComponent stereotype as shown in Figure 6. A
Component state of a partial dynamic region (PRR) set to
Storage instead of Operating means that this PRR is dis-
abled or inactive and does not consume clock cycles. The
changes can also depend on other environmental criteria such
as communication quality, time and area consumed for recon-
figuration; and energy consumption levels. In our proposed
solution, reduction of accelerators number (e.g.,DCT dimen-
sion from 8x8 to 1x1) can reduce overall power consumption,
total number of clocks cycles required for the running mod-
ule. Thus, our proposed solution can be beneficial in terms
of hardware resources and power consumption. The FPGA
does not need to be stopped while changing the configura-
tion which is important for many image/video applications.
Finally, an efficient reconfiguration would find a trade-off
between performance and power.
6. CONCLUSION AND FUTUREWORKS
Dynamic and partial reconfiguration is supported by more
and more recent FPGA platforms. Controlling reconfigura-
tions in such systems becomes one of the most difficult and
important issues, because of its impact on systems perfor-
mances. We presented in this paper a new high level ap-
proach for modeling and designing dynamic reconfiguration
controllers, starting from UMLMARTE profile. We validated
our design approach with a case study which consisting of a
P Frame (Partial Frame) H.264 video encoding. Finally, we
illustrated the advantages of our solution with some exam-
ples. Our proposed controller is implemented as a reconfigu-
ration distributed hardware component. Its modular and flex-
ible structure make it reusable and permits implementation
code generation using MDE approach. Thus, these properties
help to decrease design effort and time to market of complex
partial and dynamic reconfigurable systems.
As future works, we plan to carry out MDE model trans-
formations to enable automatic code generation of our dis-
tributed and adaptive controller in a targeted FPGA. The code
can then be used as input for commercial tools for final FPGA
synthesis.
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